fact sheet

Catapult High-Level Synthesis and Verification Fact Sheet

Design Platform Empowering Designers

Catapult High-Level Synthesis and Verification Flow

Catapult High-Level Synthesis (HLS) has been proven in production design flows with 1,000s of designs and the resulting RTL adheres to the strictest corporate design guidelines and ECO flows. In addition to Catapult HLS, only Catapult has integrated High-Level Verification tools and methodologies that enable designers to complete their verification signoff at the C++ level with fast closure for RTL. Discover this industry leading family of products.

Catapult HLS Productivity Gain

To achieve the maximum productivity gain from a C++/SystemC HLS methodology, it is necessary to have the performance and capacity to handle today’s large designs coupled with a comprehensive flow through verification and implementation.

Share

Related resources

Calibre xACT
Fact Sheet

Calibre xACT

The Calibre xACT platform quickly and accurately extracts parasitic capacitance, resistance and inductance for a variety of IC design styles, from digital to custom analog and RF.

Advancing the Art of Parasitic Extraction: The Calibre xACT Platform
Technical Paper

Advancing the Art of Parasitic Extraction: The Calibre xACT Platform

The Calibre xACT platform provides designers with a fast, highly accurate, and multi-purpose parasitic extraction tool that enables post-layout simulation across a wide range of designs and advanced process nodes.

Calibre xACT Parasitic Extraction Supports Signal Integrity at Advanced Nodes
Technical Paper

Calibre xACT Parasitic Extraction Supports Signal Integrity at Advanced Nodes

At advanced nodes, signal integrity analysis requires precise characterization, which in turn requires an accurate extracted netlist.