fact sheet

Catapult High-Level Synthesis and Verification Fact Sheet

Design Platform Empowering Designers

Catapult High-Level Synthesis and Verification Flow

Catapult High-Level Synthesis (HLS) has been proven in production design flows with 1,000s of designs and the resulting RTL adheres to the strictest corporate design guidelines and ECO flows. In addition to Catapult HLS, only Catapult has integrated High-Level Verification tools and methodologies that enable designers to complete their verification signoff at the C++ level with fast closure for RTL. Discover this industry leading family of products.

Catapult HLS Productivity Gain

To achieve the maximum productivity gain from a C++/SystemC HLS methodology, it is necessary to have the performance and capacity to handle today’s large designs coupled with a comprehensive flow through verification and implementation.

Share

Related resources

Questa Verification IQ solution
Fact Sheet

Questa Verification IQ solution

Questa Verification IQ employs predictive and prescriptive verification analytics to accelerate closure, accelerate debug turnaround time, and provide regression efficiency.

Verification data analytics with machine learning
White Paper

Verification data analytics with machine learning

This paper will cover the technology, the metrics, and the process, and it will explore several techniques enabled by such an infrastructure.

Intelligent requirements traceability for ISO 26262
White Paper

Intelligent requirements traceability for ISO 26262

Requirements form the backbone of any safety critical lifecycle, and traceability is a core component. Audits and assessments want to see traceability across multiple areas.