ebook

High-Level Synthesis (HLS) Blue Book

High-Level Synthesis Blue Book Cover Image

The High-Level Synthesis Blue Book provides a step-by-step approach to using C++ as a hardware design language, including an introduction to the basics of HLS using concepts familiar to RTL designers. Each chapter provides easy-to-understand C++ examples, along with hardware and timing diagrams where appropriate.

The book progresses from simple concepts such as sequential logic design to more complicated topics such as memory architecture and hierarchical sub-system design. Later chapters bring together many of the earlier HLS design concepts through their application in simplified design examples. These examples illustrate the fundamental principles behind C++ hardware design, which will translate to much larger designs. Although this book focuses primarily on C and C++ to present the basics of C++ synthesis, all of the concepts are equally applicable to SystemC when describing the core algorithmic part of a design.

On completion of this book, readers should be well on their way to becoming experts in High-Level Synthesis.

Share

Related resources

Closing the Gap in Software Skills for Verification Engineers
Blog Post

Closing the Gap in Software Skills for Verification Engineers

I'm excited to announce next month's U2U (User-to-User) meeting, followed by a crucial technical training session that no hardware verification…

SLEC System Factsheet
Fact Sheet

SLEC System Factsheet

SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models

Catapult High-Level Synthesis and Verification Fact Sheet
Fact Sheet

Catapult High-Level Synthesis and Verification Fact Sheet

Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.