Technical Paper

Custom integrity checks find early IC design implementation errors

Custom design rule checks help verify IC design integrity in early-stage verification flows |image of abutting macro blocks with one block shifted and overlapping

Early-stage mistakes and out-of-sync data can limit a design team’s productivity. Technology-agnostic design integrity checks enable designers to find and fix gross and systemic issues before initiating downstream applications.

Custom design rule checks help verify IC design integrity in early-stage verification flows

While standard foundry design rule decks are necessary to ensure manufacturability, complete reliance on signoff design rule checking at early design stages where dirty data is common is not always the most efficient process. Running a foundry deck on incomplete blocks, out-of-sync data, or a known “dirty” design creates long runtimes and huge error sets. Developing a simple set of customized design integrity checks targeting specific issues during early-stage verification can eliminate gross and systemic design errors earlier in the design flow.

Share

相關資訊

使用 Calibre 左移最佳化 IC 設計流程的生產力、設計品質和上市時間
Technical Paper

使用 Calibre 左移最佳化 IC 設計流程的生產力、設計品質和上市時間

Calibre nmPlatform 工具套件可提供成熟的創新左移解決方案,使設計公司能夠實現他們所尋求的生產力、效率和成本縮減,同時確保達成 Calibre 品質等級的結果。