Visualizer: A complete and unified debug solution, Part 2

The semiconductor design industry is witnessing a tangential shift from designing standalone semiconductor chips to designing an ecosystem that interconnects various SoCs. This brings in additional challenges because now the design readiness is measured on meeting IC spec, power and performance, software workload analysis and SoC functional correctness. The industry needs debug mechanism that can address these new debug requirements.