Aircraft Design with System Simulation
There is a huge potential to improve aircraft design and engineering processes. You can conquer integration issues by front-loading systems integration testing using virtual simulation testing strategies. Model-based design captures and tracks requirements early in the process and then continues to document the requirements and check compliance throughout the entire product lifecycle.
Systems Simulation Benefits Aircraft Architecture
With an integrated model, aircraft architects can work in a collaborative system simulation environment and check the impact of system architecture choices on a total system level. They can make decisions to balance an aircraft’s energy usage and thermal system. This often affects fuel consumption. Using this system-level approach and complementing it with physical system modeling will lead to smarter decisions, better choices, and, ultimately, superior products.
Modern Aircraft Design
Model-based design with system simulation is becoming increasingly important in the field of modern aircraft development. This approach will enable engineers to accelerate the requirements definition process and design to certification-level performance. It is the best route for achieving earlier aircraft maturity and a reliable way to reroute integration issues that the industry currently faces.
Download the white paper to learn more about Siemens aircraft design software.
相关资源
Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.
Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.
STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.
High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.
Alibaba: Innovating Agile Hardware Development with Catapult HLS
At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.