视频

Determine product CO2e footprint and cost with Teamcenter Carbon Footprint Calculator

预估观看时长:3 分钟

An integrated approach for calculating product CO2e footprint and cost along the entire value chain enables companies to make trade-off decisions between driving down CO2e emissions, reducing product costs, and addressing customer value demands.

Create a visible link between product cost and product carbon footprint

By creating a visible link between product cost and product carbon footprint, companies can identify the most important levers that will yield the greatest savings and implement those first. They can analyze the impact as a trade-off between the product carbon footprint, profit margin, and customer value.

Enable comprehensive product carbon calculations and simulations

Companies can do all sorts of product carbon footprint calculations and what-if simulations in the product development phase, looking at the different levers to evaluate trade-offs and take the right decisions.

分享

相关资源

CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation
Webinar

CEA: Bridging the Gap Between Neural Network Exploration and Hardware Implementation

CEA presents a methodology that bridges the open-source DL framework N2D2 and Catapult HLS to help reducing the design process of hardware accelerators, making it possible to keep pace with new AI algorithms.

Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Webinar

Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis

Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.

Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
Webinar

Infineon: HLS Formal Verification Flow Using Siemens Formal Verification

High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.

STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
Webinar

STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP

STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.

Alibaba: Innovating Agile Hardware Development with Catapult HLS
Webinar

Alibaba: Innovating Agile Hardware Development with Catapult HLS

At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.