技术论文

Successful 3D IC design, verification, and analysis requires an integrated approach

Stylized illustration of a 3D IC package with multiple chiplets

3D IC designs enable improvements in performance, power, footprint, and costs that cannot be attained in system-on-chip (SoC) and IC design. However, the leap from traditional SoC/IC design to 3DI C designs brings not only new opportunities, but also new challenges. Siemens EDA provides a proven 3D IC design to verification and analysis solution that connects 3D IC planning to layout automation, 3D physical verification, power analysis, thermal analysis, mechanical analysis, and EM/IR analysis, enabling identification and correction of issues early in the design stage, as well as accurate physical and electrical behavior verification of the 3D IC package.

Multi-tool solution for chiplet design analysis and physical verification across a heterogeneous 3DIC assembly

Siemens EDA provides multiple 3D IC design analysis and verification functionalities that address the diverse needs of 3D IC design teams, from planning and prototyping to both horizontal and vertical design integration, design rule checking (DRC) and layout vs. schematic (LVS) physical verification, parasitic extraction for electrostatic discharge (ESD) and latch-up (LUP) protection verification, cross-die-aware fill insertion, power domain analysis, thermal analysis, and stress analysis. The capture of design-specific information, such as the layer mapping and placement information for each chiplet, forms the basis for this integrated approach, enabling designers to iterate analysis at varying levels of detail throughout the 3D IC assembly process.

分享

相关资源

将 2.5D/3DIC 物理验证提升到更高水平
Technical Paper

将 2.5D/3DIC 物理验证提升到更高水平

工程师在处理多裸片、多小芯片 2.5/3D 设计时,可以使用 Calibre 3DSTACK 检查来验证裸片对齐情况,以实现正确的连接关系和电气行为,同时利用预检模式在运行前捕捉数据/设置问题。

寄生参数提取技术
Technical Paper

寄生参数提取技术

Calibre® xACT™ 解决方案为互连建模提供寄生参数提取选项,确保准确。