产品说明

Catapult Coverage

Catapult coverage flow diagram depicting how it provides HLS-aware code coverage and SystemVerilog-inspired functional coverage for C++/SystemC HLS designs and also provides for Verification Management and GUI-based analysis.

As with RTL, HLS design and verification teams need a way to perform metrics driven verification on their designs. As Catapult Coverage understands HLS concepts such as function inlining and loop unrolling, it provides HLS aware code coverage for C++ and SystemC HLS design source. Catapult Coverage also supports SystemVerilog-inspired functional coverage thus providing for capturing both code and functional coverage within a single run. Catapult Coverage writes its coverage data to the UCDB (Unified Coverage Database) thus providing the user with a complete set of post-processing tools. Using Catapult Coverage on the HLS source enables readily achieving the equivalent coverage metrics on the resulting RTL and closing RTL coverage.

分享

相关资源

High-Level Synthesis Verification Technologies and Techniques
Webinar

High-Level Synthesis Verification Technologies and Techniques

This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.

高层次综合设计冒烟测试
White Paper

高层次综合设计冒烟测试

使用 C++ 和 C++ 验证平台设计硬件能够将仿真速度提升多个数量级。