Ficha Informativa

PowerPro® Power Optimization

Tempo de leitura: {{minutos}} minutos
flow of RTL Systhesis

PowerPro’s optimization is the industry’s leading low-power RTL design platform. It provides the highest quality of results with maximum power savings to help you deliver low-power, energy efficient IPs. PowerPro offers a comprehensive set of power reduction techniques that can be used at different stages of RTL design.

Each stage of RTL design requires different methods to identify power reduction opportunities. PowerPro’s use-case independent static power checks can get you started on power very early on in the RTL design cycle; even before simulation vectors are available. You can perform low-power checking from the earliest RTL implementations right up to RTL IP power signoff.

As your RTL evolves, PowerPro’s micro-architectural analysis identifies opportunities for logic restructuring that can lead to significantly reduced power. Functional redundancy analysis finds redundant toggles that waste power and helps RTL designers identify root-cause and fix them.

Share

Conteúdo informativo relacionado

Hardware Accelerators – Exploring Power and Performancein Today’s AI
Webinar

Hardware Accelerators – Exploring Power and Performance in Today’s AI

This session explores the design process from algorithm to hardware accelerator on a RISC-V processor as we quantify power consumption and performance.

Designing for Low-Power? Glitches Can Ruin your Day!
Webinar

Designing for Low-Power? Glitches Can Ruin your Day!

Watch this session to learn how glitches can be identified, root-caused and mitigated to avoid late-stage power surprises and enable the delivery of risk free, low-power RTL.