Skip to Main Content
팩트 시트

FormalPro-LEC

FormalPro-LEC: Siemens EDA’s Complete Solution for Gate-Level Regression Testing of ASICs and ICs Larger than 100,000 Gates
Siemens EDA’s Complete Solution for Gate-Level Regression Testing of ASICs and ICs Larger than 100,000 Gates

공유