ビデオ

多目的なデジタル・ツインをビークルダイナミクスとその先へ活用する

視聴時間の目安: 3 分

あらゆる車を「多目的なデジタル・ツイン」に変換させる方法を紹介します。Simcenter Engineeringのエキスパートは、テストとシミュレーションから得た知見を基に、what-if解析を実行し、設計パラメーターを特定し、走行試験の効率と品質を向上させ、仮想センシングによってより多くの車両応答を取得できます。どのような車両についても、どのような性能特性についても、多数の目的に使えます。
多目的なデジタル・ツインについて詳しく学べます。

共有

関連情報

Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis
Webinar

Infineon & Coseda: Facelifting a SystemC System Level Model Towards Physical Prototype – Adoption of High-Level-Synthesis

Infineon & Coseda present on the adoption of High-Level-Synthesis at an existing SystemC system level model.

Infineon: HLS Formal Verification Flow Using Siemens Formal Verification
Webinar

Infineon: HLS Formal Verification Flow Using Siemens Formal Verification

High-Level Synthesis (HLS) is design flow in which design intent is described at a higher level of abstraction such as SystemC/C++/Matlab/etc.

STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP
Webinar

STMicroelectronics: A Common C++ and UVM Verification Flow of High-Level IP

STMicro presents a unified way to integrate the definition of RTL and C functional coverage and assertion (reducing the coding effort) and a method to add constraints to the random values generated in UVMF.

High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?
Webinar

High-Level Synthesis & Advanced RTL Power Optimization – Are you still missing out?

Discover how C++ & SystemC/MatchLib HLS is more than just converting SystemC to RTL. In the RTL Design space, we will cover our technology for Power Optimization with PowerPro Designer & Optimizer.

Alibaba: Innovating Agile Hardware Development with Catapult HLS
Webinar

Alibaba: Innovating Agile Hardware Development with Catapult HLS

At the IP level, an ISP was created within a year using Catapult, a task impossible using traditional RTL. To reduce dependency on designer experience, Alibaba introduced an AI-assisted DSE tool.