Kalray optimizes complex software with Tessent Enhanced Trace Encoder
Looking to address trace and debug challenges of their complex software stack, Kalray leveraged Tessent Embedded Analytics Enhanced Trace Encoder IP module from Siemens. Kalray’s use of embedded features, such as branch prediction and jump target cache, led to a significant compression ratio, resulting in optimized performances of the entire system.
関連情報
Xperi®: A Designer’s Life with HLS
This webinar will discuss two aspects of their experience going from RTL to HLS. The first topic is using HLS for algorithms such as Face Detection th
High-Level Synthesis Verification Technologies and Techniques
This session will describe applying known and trusted static, formal and dynamic approaches to verification performed at the C++ or SystemC HLS level of abstraction.
NVIDIA: High-Level Synthesis in Agile System-on-Chip Flows: Overview and Techniques
This talk provides a brief overview of NVIDIA Research’s use of Catapult HLS and highlights some useful features and flows of the Connections library, such as the ability to back-annotate SystemC simulations.