Case studies isolating types of power-integrity effects on signal-integrity, and means of mitigation

The interaction between power and signal integrity is often complicated and confusing. With single-ended DDR busses reaching the same data rates as many popular differential SerDes channels, a better understanding of this interaction becomes more crucial. In this paper, we discuss some of the primary methods of how power and signal integrity interact with each other, present multiple cases that demonstrate situations where such interactions occur, and offer possible means of mitigation.

For more information on DesignCon, visit designcon.com