Early in the design process, not all IP blocks may be available to build a complete chip, which can lead to empty cells, causing larger files, longer runtimes and extraneous results. The DESIGNrev File Merge GUI can suppress empty cells from its output.
Our Calibre How-To video series is designed to provide quick and easy solutions to your common problems and questions. The Calibre product suite integrates with all major EDA design tools you use in your IC design flow.