When working with ASCII LEF/DEF data, it is difficult to verify the data integrity without opening in Place & Route. Wrong, or out-of-sync LEF MACRO placements referenced in DEF can result in unintended overlaps which can result in bad results from downstream flows like extraction, analysis, or DRC. Using the Calibre LEF/DEF interface and a bit of Python scripting, it is simple to capture issues like these illegal overlaps in a DEF where abutted placements were expected.
Our Calibre How-To video series is designed to provide quick and easy solutions to your common problems and questions. The Calibre product suite integrates with all major EDA design tools you use in your IC design flow.