The FPGA I/O optimization floorplanner now locks and visually identifies components that are already locked in layout. Netline unravelling has also been improved for several use cases, including differential pairs.