white paper

Working smarter, not harder: NVIDIA closes design complexity gap with HLS

Success Story

Catapult High-Level Synthesis (HLS) Flow

By adopting a C++ High-Level Synthesis (HLS) flow using Catapult® from Siemens EDA, NVIDIA® was able to simplify their code by 5X, reduce the number of CPUs required for regression testing by 1000X, and run 1000X more tests to achieve higher functional coverage of their designs.

High-Level Synthesis (HLS) Decreased Design & Verification Time

HLS decreased design time by 50 percent and overall development time, including verification, by 40 percent, closing the gap between design complexity and the capacity to design. This paper will discuss the challenges NVIDIA faces in the ever-evolving world of video, camera, and display standards and the reasons an HLS/C-level flow makes it possible for them to succeed in this context.

Share

Related resources

Best PLM strategies to  satisfy requirements and meet delivery deadlines
E-book

Best PLM strategies to satisfy requirements and meet delivery deadlines

Survey of engineering executives’ top challenges -- satisfy product requirements (53%) and meet delivery deadlines (45%) – solved with five ...

What is PLM, and why PLM on the cloud?
Infographic

What is PLM, and why PLM on the cloud?

What is PLM? See how you can bring innovative products to market faster with quick, cost-effective Teamcenter X on the cloud. Learn more.

PLM benefits of the digital twin and the digital thread for smart, connected product development
E-book

PLM benefits of the digital twin and the digital thread for smart, connected product development

Deliver smart, connected products with the essential benefits of PLM – digital thread, digital twin – by reading this Lifecycle Insights ebook.