Working smarter, not harder: NVIDIA closes design complexity gap with HLS
Success Story
By adopting a C++ High-Level Synthesis (HLS) flow using Catapult® from Siemens EDA, NVIDIA® was able to simplify their code by 5X, reduce the number of CPUs required for regression testing by 1000X, and run 1000X more tests to achieve higher functional coverage of their designs.
High-Level Synthesis (HLS) Decreased Design & Verification Time
HLS decreased design time by 50 percent and overall development time, including verification, by 40 percent, closing the gap between design complexity and the capacity to design. This paper will discuss the challenges NVIDIA faces in the ever-evolving world of video, camera, and display standards and the reasons an HLS/C-level flow makes it possible for them to succeed in this context.
Related resources
Stop and listen before you build it: Virtual Prototype Assembly and NVH simulation in Simcenter Testlab
With the new release of Simcenter Testlab 2406 Virtual Prototype Assembly, you can now increase the analysis detail level by saving the connection responses, allowing for more accurate and comprehensive insights.
Virtual prototype assembly (VPA) for NVH prediction: from capability to process
Learn how to use virtual prototype assemblies (VPA) from capability to process for vehicle NVH prediction with Simcenter physical testing solutions.
Component-based transfer path analysis (TPA) for predicting NVH performance
Component-based transfer path analysis allows early detection of potential NVH issues. Read more on guidelines to predicting component NVH performance.