Working smarter, not harder: NVIDIA closes design complexity gap with HLS
Success Story
By adopting a C++ High-Level Synthesis (HLS) flow using Catapult® from Siemens EDA, NVIDIA® was able to simplify their code by 5X, reduce the number of CPUs required for regression testing by 1000X, and run 1000X more tests to achieve higher functional coverage of their designs.
High-Level Synthesis (HLS) Decreased Design & Verification Time
HLS decreased design time by 50 percent and overall development time, including verification, by 40 percent, closing the gap between design complexity and the capacity to design. This paper will discuss the challenges NVIDIA faces in the ever-evolving world of video, camera, and display standards and the reasons an HLS/C-level flow makes it possible for them to succeed in this context.
Related resources
Industrial and Systems Engineering for Heavy Equipment
Learn how a comprehensive collaborative development platform between disciplines for Heavy equipment leads to more productive working environments and optimizes production
Simulation Process and Data Management (SPDM) for Heavy Equipment
A streamlined design verification workflow can improve collaboration and efficiency between engineering departments. Join this live webinar.
Accelerate at scale using product design technology
Reduce time-to-market using product design technology. A Multi-disciplinary design drives mechanical, electric & electronics design simultaneously.