Working smarter, not harder: NVIDIA closes design complexity gap with HLS
Success Story
By adopting a C++ High-Level Synthesis (HLS) flow using Catapult® from Siemens EDA, NVIDIA® was able to simplify their code by 5X, reduce the number of CPUs required for regression testing by 1000X, and run 1000X more tests to achieve higher functional coverage of their designs.
High-Level Synthesis (HLS) Decreased Design & Verification Time
HLS decreased design time by 50 percent and overall development time, including verification, by 40 percent, closing the gap between design complexity and the capacity to design. This paper will discuss the challenges NVIDIA faces in the ever-evolving world of video, camera, and display standards and the reasons an HLS/C-level flow makes it possible for them to succeed in this context.
Related resources
Predict vehicle NVH performance using a virtual prototype assembly
Use Virtual Prototype Assembly to predict vehicle NVH performance without a physical prototype early in the design process. Learn more
Using model-based systems engineering to take a new approach to virtual NVH development
Hyundai Motor Group uses Simcenter to combine simulation and test to build a digital twin
Take a virtual tour of our performance engineering facility!
Take a virtual tour of our Performance Engineering facility in Leuven, Belgium to learn why Simcenter Engineering is the leading partner for performance engineering.