Working smarter, not harder: NVIDIA closes design complexity gap with HLS
Success Story
By adopting a C++ High-Level Synthesis (HLS) flow using Catapult® from Siemens EDA, NVIDIA® was able to simplify their code by 5X, reduce the number of CPUs required for regression testing by 1000X, and run 1000X more tests to achieve higher functional coverage of their designs.
High-Level Synthesis (HLS) Decreased Design & Verification Time
HLS decreased design time by 50 percent and overall development time, including verification, by 40 percent, closing the gap between design complexity and the capacity to design. This paper will discuss the challenges NVIDIA faces in the ever-evolving world of video, camera, and display standards and the reasons an HLS/C-level flow makes it possible for them to succeed in this context.
Related resources
Calibre nmDRC Recon
The Calibre nmDRC Recon tool speeds design closure by using innovative functionalities that enable designers to focus only on high-impact DRC issues.
Accelerate early design exploration and verification for faster time to market
Early chip-level physical verification faces many challenges. The Calibre nmDRC Recon tool enables design teams to perform early analysis and physical verification of full-chip design layouts.
Running Calibre solutions in the cloud: Best known methods
To fully benefit from running Calibre in the cloud, IC design teams must select from multiple options. Proven best known methods (BKMs) give design companies a roadmap to create their optimal EDA cloud computing environment.