white paper

Working smarter, not harder: NVIDIA closes design complexity gap with HLS

Success Story

Catapult High-Level Synthesis (HLS) Flow

By adopting a C++ High-Level Synthesis (HLS) flow using Catapult® from Siemens EDA, NVIDIA® was able to simplify their code by 5X, reduce the number of CPUs required for regression testing by 1000X, and run 1000X more tests to achieve higher functional coverage of their designs.

High-Level Synthesis (HLS) Decreased Design & Verification Time

HLS decreased design time by 50 percent and overall development time, including verification, by 40 percent, closing the gap between design complexity and the capacity to design. This paper will discuss the challenges NVIDIA faces in the ever-evolving world of video, camera, and display standards and the reasons an HLS/C-level flow makes it possible for them to succeed in this context.

Share

Related resources

Beyond geometry checks: Context-aware design verification
Technical Paper

Beyond geometry checks: Context-aware design verification

Automated context-aware verification can solve demanding design and manufacturing challenges in both established and emerging nodes.

Calibre nmDRC Recon overview
Video

Calibre nmDRC Recon overview

Calibre nmDRC Recon accelerates early-stage DRC by using AI heuristics to detect systemic errors, reducing debug time and iteration cycles, ensuring faster, more efficient semiconductor design verification.

Calibre Multi-Patterning Overview
Video

Calibre Multi-Patterning Overview

Calibre Multi-Patterning enables semiconductor designers and manufacturers to verify and optimize complex designs using advanced multi-patterning techniques, ensuring high-quality tape-outs for the most advanced process nodes.