white paper

Verifying SRAM yield inclusive of rare and random defects leveraging Solido Design Environment’s AI-powered methodology

person inspecting a silicon wafer

This paper describes how engineers at GlobalFoundries used the Solido Design Environment (Solido DE) to demonstrate that the SRAM bit-fail counts predicted using the proposed novel method match closely with the silicon data.

Share

Related resources