Verifying SRAM yield inclusive of rare and random defects leveraging Solido Design Environment’s AI-powered methodology
This paper describes how engineers at GlobalFoundries used the Solido Design Environment (Solido DE) to demonstrate that the SRAM bit-fail counts predicted using the proposed novel method match closely with the silicon data.
Requirements form the backbone of any safety critical lifecycle, and
traceability is a core component. Audits and assessments want to see
traceability across multiple areas.
This paper will cover the technology, the metrics, and the process, and it will
explore several techniques enabled by such an infrastructure.
One or more images on this page have not been approved within the Siemens Digital Asset Management (DAM) Platform, preventing them from being published. However, you can view these images in Preview mode, where they are highlighted here with a dotted yellow border.