white paper

Enabling a shift-left approach with System Technology Co-optimization (STCO) for the IC packaging design flow

Reading time: 5 minutes
Power integrity simulation at the prototype level in system technology co-optimization (STCO) High Density Advanced Packaging  (HDAP) designs

With the economics of transistor scaling no longer universally applicable, the industry is turning to innovative packaging technologies to support system scaling demands and achieve lower system cost.

STCO - System technology co-optimization

The system technology co-optimization (STCO) process is where a SoC type system is disaggregated, or partitioned, into smaller modules (also known as chiplets) that can be asynchronously designed by dispersed teams and then combined into a larger, highly flexible system using chiplet-based package design, which may involve 3D packaging.

STCO starts earlier and higher up in the design process and focuses around disaggregating a system so the pieces can be built at a lower cost and be put together in a way that supports higher performance.

The shift-left approach in the IC packaging design flow

The shift-left approach happens when the verification analysis is performed as early as the the prototyping and design planning stage in the design cycle. Such early analysis in complex high density advanced packaging (HDAP) flows enables designers to spot potential issues early enough to avoid built-in constructs that cause design failures and require major redesign work which can be extremely expensive and time-consuming.

Benefits of STCO

  • Enables teams to work in a concurrent yet asynchronous manner.
  • Allows designers to choose the optimal processes for each fragment of the design.
  • Able to estimate power integrity and signal integrity at the package prototype level which can enable engineers to do some very early, preliminary analysis that would tell them if the design is in good shape.
  • Able to do early 3D thermal simulator.
  • Possibility of expanding early analysis into mechanical stress, warping, die attach failures, metal cracking, and other physical effects

To learn more about IC Packaging Design, please visit.

Share

Related resources