White Paper
The smart path to chiplets using hierarchical device planning and pin regions
Reading time: 5 minutes
Contents
Introduction
Floor-planning environment
Die-to-die building blocks
Arrayed building blocks
Power distribution networks
Parameterized pin regions
Homogeneous disaggregation of SoC
Conclusion
References