This paper shares validation procedures for UPF strategies. Design examples and case studies demonstrate how to achieve power aware verification closure with state and transition coverage, as well as state cross-coverage of power domains and supply sets in more flexible and controllable ways. Eventually the power state concept realization allows probing further into the power management components for design and IP integration in different levels of designs, from RTL to PG-netlist.
The IEEE 1801-2015 specifies the new semantics for power states through the “add_power_state” UPF command. This new construct primarily allows incremental refinement of power states for power domains and its associated supply sets. The refinement concept actually originated from the fundamental conceptual set of power states termed as indefinite, definite and deferred power states.[1] In practice we perceived these conceptual sets and extended them as foundation of for static and dynamic verification methodologies.
Our approach shows validation procedures for UPF strategies. With design examples and case studies we also demonstrate how to achieve power aware verification closure with state and transition coverage, as well as state cross coverage of power domains and supply sets, in more flexible and controllable ways. The realization of the power state concept allows us to probe further into the power management components for design and IP integration at different levels of design, from the RTL to PG-netlist.
UPF is the power management methodology that facilitates adopting different power dissipation reduction techniques, like power gating and low-power standby etc. and allow to formalize the modeling and mapping of power specification on to a design. The fundamental
constituent parts for UPF constructions are broadly based on the following categories.
List 1. Fundamental constituent parts for UPF constructions