Tessent LogicBIST with Observation Scan Technology
Reduce in-system test time and boost test quality
Meeting the ISO 26262 requirements for high quality and long-term reliability mans implementing on-chip safety mechanisms with high defect coverage of IC logic. This paper describes Observation Scan Technology, the logic built-in-self-test (BIST) technology that improves test quality and reduces in-system test time. Empirical results demonstrate 90% test coverage with up to 10X fewer LBIST patterns when compared with previous industry-leading LBIST solutions.
Related resources
Comprehensive statistical analysis of SERDES links considering the effect of DFE error propagation
This paper proposes a statistical approach which seamlessly includes DFE into computational loop and provides required performance without simplifications.
Designing SerDes channels for protocol compliance
Multi-gigabit serial channels present some of the most stringent signal integrity challenges facing designers today. With high-speed links
Overview of SERDES channel equalization techniques for serial interfaces
In this paper, we’ll highlight some important aspects of the most popular interconnect specifications, with a focus on SERDES channel equalization techniques for Serial Interfaces.