This paper discusses the parallelization strategy. Built upon a two-layer foundation, the strategy includes: (a) fine-grained, multi-threaded solver architectures for the multicore environment (b) coarse-grained, distributed architectures for multiple processors connected by high-speed buses is summarized. This parallelization methodology is tuned to simultaneously exploit the proprietary fast solver technology and to take advantage of emerging multicore and many-core processors.
