White Paper
Optimizing HLS Code for Different FPGA Platforms
This paper examines a simple convolution filter and outlines how it can be targeted using High-Level Synthesis (HLS) to different FPGA platforms. It will also focus on the different optimizations which might be needed to obtain the best performance when targeting different platforms, and coding styles that can be used to gain better performance.