Optimization methods for high-speed SerDes channels using COM metric
This paper presents a new approach for the systematic analysis of SerDes channel compliance at 25Gbps and above. Using a 100GBASE-KR4 electrical backplane design, the methodology reveals the system’s sensitivity to various design variables, intelligently explores the design space, and provides a high-level description of the automation involved in the analysis process.
