Mixed-signal verification of an EESY-IC high-speed ADC with Symphony

This white paper outlines a new mixed-signal verification flow used at EESY-IC. EESY-IC selected the Symphony platform for its mixed-signal verification flow to verify high-speed ADC chips used in the subsampling of RF signals for software-defined radio applications.

The high-speed ADC chips have a high analog content with digital controllability and require simulating large mixed-signal netlists with long simulation times and very high accuracy. Symphony gives the EESY-IC design team the ability to verify full-chip, mixed-signal designs in a few hours with desired accuracy, providing them more than 10 times the productivity over their previous flow.