white paper

Machine Learning at the Edge: Using HLS to Optimize Power and Performance

Machine Learning at the Edge: Using HLS to Optimize Power and Performance

Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical. CPUs are too slow, GPUs/TPUs are expensive and consume too much power, and even generic machine learning accelerators can be overbuilt and are not optimal for power. In this paper, learn about creating new power/memory efficient hardware architectures to meet next-generation machine learning hardware demands at the edge.

Share

Related resources

Plug & Play DFT Solutions for HPC/AI
Video

Plug & Play DFT Solutions for HPC/AI

High performance computing and artificial intelligence

SSN implementation on a large multi-die SoC
Video

SSN implementation on a large multi-die SoC

Intel Principal Engineer Dave Dehnert talks about using Tessent Streaming Scan Network on large SoC.

Packetized scan test
White Paper

Packetized scan test

Tessent Streaming Scan Network (SSN), is a significant advancement in DFT for today’s complex SoCs. It enables simultaneous testing of any number of cores with few chip-level pins, plus reduces test time and test data volume.