white paper

Machine Learning at the Edge: Using HLS to Optimize Power and Performance

Machine Learning at the Edge: Using HLS to Optimize Power and Performance

Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical. CPUs are too slow, GPUs/TPUs are expensive and consume too much power, and even generic machine learning accelerators can be overbuilt and are not optimal for power. In this paper, learn about creating new power/memory efficient hardware architectures to meet next-generation machine learning hardware demands at the edge.

Share

Related resources

Catapult High-Level Synthesis and Verification Fact Sheet
Fact Sheet

Catapult High-Level Synthesis and Verification Fact Sheet

Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.

Machine Learning at the Edge: Using HLS to Optimize Power and Performance
White Paper

Machine Learning at the Edge: Using HLS to Optimize Power and Performance

Moving machine learning to the edge has critical requirements on power and performance. Using off-the-shelf solutions is not practical.