white paper

Konica Minolta Proves C++ Level Signoff Possibilities Using Catapult HLS Platform

Konica Minolta Proves C++ Level Signoff Possibilities Using Catapult HLS Platform

A team’s ultimate goal is to move verification up to the C++ level in order to minimize the time spent in RTL verification and to achieve C++ signoff. A team at Konica Minolta®—responsible for designs that support Konica Minolta’s multifunctional peripherals, professional digital printing systems, healthcare ultrasound diagnostic equipment, and new businesses—have been using the Catapult® HLS Platform for many years to dramatically improve their productivity by coding at the C++ level and using the platform to generate RTL.

Filling the gap between High-Level Synthesis (HLS) design abstraction and verification abstraction for productivity

We recognized that filling the gap between High-Level Synthesis (HLS) design abstraction and verification abstraction could make further improvements on productivity, based on our many years of Catapult experience. We have been evaluating the high-level verification tools and technology that Siemens Digital Industries Software added to the HLS flow for filling the gap and provided feedback to the Catapult team. This paper documents our adoption of this high-level verification flow.

Share

Related resources

SLEC System Factsheet
Fact Sheet

SLEC System Factsheet

SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models

Catapult High-Level Synthesis and Verification Fact Sheet
Fact Sheet

Catapult High-Level Synthesis and Verification Fact Sheet

Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.

StreamTV’s SeeCubic: Catapult HLS enables Ultra-D 3D without glasses
White Paper

StreamTV’s SeeCubic: Catapult HLS enables Ultra-D 3D without glasses

StreamTV's SeeCubic faced an impossible task: develop a real-time conversion IP block for a custom SoC without knowing the target technology. This IP was critical for their glasses-free 3D solution.