white paper

Using Simcenter to fully characterize SiC devices

Simcenter provides comprehensive support for thermal transient testing and power cycling

An engineer presenting in a conference room the test results of SiC testing, referencing a graph illustrating the results.

Silicon carbide (SiC), a semiconductor material comprising silicon and carbon, is utilized in the production of power devices tailored for high-voltage applications, including electric vehicles (EVs), power supplies, motor control circuits and inverters. SiC presents numerous benefits compared to traditional silicon-based power devices like IGBTs and MOSFETs, which have historically dominated the market due to their cost efficiency and straightforward manufacturing processes.

Utilizing wide-bandgap (WBG) materials like silicon carbide instead of traditional silicon-based technology facilitates higher switching speeds and increased breakdown voltages. This advancement facilitates the development of smaller, faster, more reliable and more efficient power devices.

However, with new technology come challenges of thermal resistance, device integrity and device robustness. This white paper describes how Simcenter helps address these challenges with new methodologies for thermal transient tests and power cycling that conform to up-to-date testing standards.

Share

Related resources

Catapult High-Level Synthesis & Verification
Learning Center Library

Catapult High-Level Synthesis & Verification

The Catapult High-Level Synthesis (HLS) library contains a set of modules to introduce Engineers to HLS and High-Level Verification.

Porting Vivado HLS Designs to Catapult HLS Platform
White Paper

Porting Vivado HLS Designs to Catapult HLS Platform

High-Level Synthesis (HLS) offers significant benefits when developing algorithms and intellectual property (IP).

Catapult for a Power Optimized ESL Hardware Realization Flow
White Paper

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow.

Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis
White Paper

Closing Functional and Structural Coverage on RTL Generated by High-Level Synthesis

This paper describes innovative techniques to use with existing methodologies, for example the Universal Verification Methodology (UVM), to close functional and structural coverage on HLS generated code.