white paper
Do not forget to “cover” your SystemC code with UVMC
This paper shares a novel approach to performing coverage on SystemC TLM transactions by exporting them to the SystemVerilog environment where we can make use of SystemVerilog covergroups. It also provides background on coverage analysis and SystemC modeling using UVMC, discusses the limitations of current methods, and uses examples to demonstrate the workflow and its results.