Designing the world’s first instantaneous lock loop
IC designers wrestle with the phase locked loop (PLL) devices that define clocking on the chip. Waiting for simulations of lock times that can span a week, coping with the massive layout footprint of large loop filters, and designing around PLL stability issues all add up to frustration.
