Innovative context-aware SPICE simulation improves electrostatic discharge analysis for large designs
With the growing complexity, increase in transistor count, and shrinking dimensions of ICs, ESD verification is proving to be a significant challenge at advanced nodes. Traditional ESD verification using parasitic extraction followed by SPICE simulation struggles to accurately model the dynamic behavior of the circuits in large designs, and to provide simulation results in practical runtimes at the large block or full chip level. The Calibre PERC context-aware SPICE simulation brings together the best of both the static and dynamic approaches, combining the physical layout of a component with its electrical implementation, and analyzing that information to evaluate ESD robustness. This context-aware SPICE simulation flow enables designers to achieve accurate ESD analysis for the largest designs at any process node.