white paper

Closing coverage in a High-Level Synthesis flow

Coverage piece of the HLS puzzle

While the speed up in verification time is a much-appreciated aspect of the HLS flow, teams strive to establish a methodology to easily close coverage at the C++ level and link those metrics to the RTL in the downstream flow. In the past, teams tried to use C++ software coverage tools to obtain coverage metrics. However, these tools do not understand hardware concepts causing misleading analysis and they have no links to the downstream RTL verification flow. That is why Siemens Digital Industries Software created Catapult Code Coverage (CCOV). CCOV brings the code coverage solution that RTL designers employ into the HLS world by using statement, branch, focused expression, and toggle coverage techniques to analyze C++ source code within the context of hardware. By writing the coverage results to the Questa Unified Coverage DataBase (UCDB), designers can use this data within the context of the proven Questa verification management tools. Check out this whitepaper to learn how to close coverage in an HLS flow.

Share

Related resources

Thermo-mechanical stress on active chiplets in a 3D IC heterogeneous package assembly
Technical Paper

Thermo-mechanical stress on active chiplets in a 3D IC heterogeneous package assembly

Thermo-mechanical stresses in heterogeneous 3D IC packages can lead to chip warpage and circuit behavior. Evaluating and mitigating these issues early is crucial for quality and reliability of 3D IC designs.

Comprehensive die-to-system thermal management solutions for advanced 3D IC packaging
White Paper

Comprehensive die-to-system thermal management solutions for advanced 3D IC packaging

In this white paper you will discover how Siemens addresses thermal management challenges in complex 2.5D and 3D IC packages.

Solving inter-domain leakage challenges: Enhancing IC design with Insight Analyzer
Blog Post

Solving inter-domain leakage challenges: Enhancing IC design with Insight Analyzer

By Charlie Olson Design reliability remains a top priority for engineers in the world of semiconductor technology. One critical challenge…