Catapult for a Power Optimized ESL Hardware Realization Flow
This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low-power optimizations turned on. With low-power optimizations on, Catapult uses Siemens EDA's PowerPro® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.
Related resources
Calibre DesignEnhancer design-stage layout modification improves power management faster and earlier
Power is a key requirement in every IC design. The Calibre DesignEnhancer tool provides design-stage layout optimizations to help design teams achieve effective power management faster, and with Calibre confidence.
Calibre DesignEnhancer Via kit migration utility ensures accurate, timely updates
The Calibre DesignEnhancer Via kit migration utility provides a significant time savings when updating Via kits for new design rules or process nodes, while ensuring the changes maintain DRC-clean via insertions.
Calibre DesignEnhancer
The Calibre DesignEnhancer tool provides design-stage layout optimizations to help P&R and custom design teams achieve effective power management and physical verification readiness faster, with Calibre confidence.