white paper

Catapult for a Power Optimized ESL Hardware Realization Flow

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low-power optimizations turned on. With low-power optimizations on, Catapult uses Siemens EDA's PowerPro® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.

Share

Related resources

Leveraging Teamcenter and NX to digitally transform the entire engineering process from concept to production
Case Study

Leveraging Teamcenter and NX to digitally transform the entire engineering process from concept to production

AERALIS uses Siemens solutions to establish a single source of truth and carry out end-to-end digital engineering

Accelerate your 3D IC design to manufacturing with an integrated toolchain
E-book

Accelerate your 3D IC design to manufacturing with an integrated toolchain

Discover how an integrated toolchain can help semiconductor companies enhance collaboration, drive profit margins and improve time-to-market for complex 3D IC designs in this comprehensive e-book.

Manage custom part production complexity with integrated manufacturing operations
E-book

Manage custom part production complexity with integrated manufacturing operations

Machine shops and parts manufacturers can achieve efficient end-to-end manufacturing with integrated manufacturing operations solutions. Get this ebook and explore new ways to fully merge digital and physical processes.