white paper

Catapult for a Power Optimized ESL Hardware Realization Flow

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low-power optimizations turned on. With low-power optimizations on, Catapult uses Siemens EDA's PowerPro® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.

Share

Related resources

Using AOI false call reduction software increases first pass yield by 42 percent
Case Study

Using AOI false call reduction software increases first pass yield by 42 percent

Siemens Rastatt leverages Opcenter Intelligence to achieve return-on-investment in eight months

Welcome to the Siemens Industry Software Digital Manufacturing showcase, welcome to Genoa (ITALY)
Blog Post

Welcome to the Siemens Industry Software Digital Manufacturing showcase, welcome to Genoa (ITALY)

 Are you ready to revolutionize your engineering to manufacturing end-to-end processes? Step into the future with the Digital Manufacturing Genoa…

Traceability and lifecycle intelligence in the Food & Beverage industry
Webinar

Traceability and lifecycle intelligence in the Food & Beverage industry

Learn how to leverage product and manufacturing information to effectively gain intelligence to help organizations gain a competitive advantage across the entire value chain.