white paper

Catapult for a Power Optimized ESL Hardware Realization Flow

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low-power optimizations turned on. With low-power optimizations on, Catapult uses Siemens EDA's PowerPro® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.

Share

Related resources

Accelerate airworthiness certification with efficient aircraft ground vibration testing (GVT)
White Paper

Accelerate airworthiness certification with efficient aircraft ground vibration testing (GVT)

Accelerate airworthiness certification with Simcenter – Learn how to perform more efficient aircraft ground vibration testing (GVT)

Streamline GVT and flutter certification and realize the first flight faster and safer
Webinar

Streamline GVT and flutter certification and realize the first flight faster and safer

Webinar – Streamline GVT and flutter certification and realize the first flight faster and safer.

Accelerate ground vibration tests and increase efficiency in the aircraft certification process
Webinar

Accelerate ground vibration tests and increase efficiency in the aircraft certification process

Performing a ground vibration test more efficiently. Learn how to increase efficiency in identifying modal parameters of large vibrating structures.