white paper

Catapult for a Power Optimized ESL Hardware Realization Flow

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low-power optimizations turned on. With low-power optimizations on, Catapult uses Siemens EDA's PowerPro® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.

Share

Related resources

Modeling and synthesizing large ratio rate adapters
Reference Design

Modeling and synthesizing large ratio rate adapters

Complex interpolation/decimation ratios can require very large filters. Here we present an efficient implementation of a 37/50 rate adapter using HLS.

High-Level Synthesis (HLS) Blue Book
E-book

High-Level Synthesis (HLS) Blue Book

A comprehensive guide for designing hardware using C++. It presents the most effective C++ synthesis coding style for achieving high quality RTL. Master a totally new design methodology for coding increasingly complex designs.