Catapult for a Power Optimized ESL Hardware Realization Flow
This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low-power optimizations turned on. With low-power optimizations on, Catapult uses Siemens EDA's PowerPro® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.
Related resources
Catapult Formal Factsheet
Formally find mistakes, ambiguities, and undesirable design issues or user constraint problems early in the HLS design and verification process. Catapult Formal enables verification and coverage closure flow at C-level.
Catapult High-Level Synthesis and Verification Fact Sheet
Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.
PowerPro Low-Power
The PowerPro Platform provides a complete solution to accurately measure, interactively explore and thoroughly optimize power during the RTL development cycle. Using PowerPro, designers achieve maximum power reduction for SoC.