white paper

Catapult for a Power Optimized ESL Hardware Realization Flow

Catapult for a Power Optimized ESL Hardware Realization Flow

This paper describes, in general, the Catapult® flow for exploring low-power architectures, and it discusses in detail the low-power optimization results achieved using the Catapult Low-Power design flow. The case study was conducted using real customer designs. Designs were synthesized using Catapult with and without low-power optimizations turned on. With low-power optimizations on, Catapult uses Siemens EDA's PowerPro® technology under the hood for implementing RTL power optimization techniques and for estimating a design’s power usage.

Share

Related resources

SLEC System Factsheet
Fact Sheet

SLEC System Factsheet

SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models

Catapult High-Level Synthesis and Verification Fact Sheet
Fact Sheet

Catapult High-Level Synthesis and Verification Fact Sheet

Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.

DVCon 2025:  A must for hardware design and verification engineers
Blog Post

DVCon 2025: A must for hardware design and verification engineers

I've attended every DVCon US conference since its inception, over 30 years ago. I've also given keynotes at DVCon India.…