RISC-V-based AI accelerators have transformed artificial intelligence, but their growing complexity makes debugging challenging. This presentation introduces how Tessent Embedded Analytics is used in a comprehensive and efficient debugging and System-Level Test (SLT) framework to address the unique challenges associated with RISC-V AI accelerators. This framework offers a scalable solution to debugging.