How-to Generate Enhanced XOR rules with the DBdiff Utility
Learn how to generate enhanced XOR rules with the DBdiff utility. This provides layout-specific information for results of Layout-versus-Layout mask comparison XOR flows.
Our Calibre® How-To video series is designed to provide quick and easy solutions to your common problems and questions. The Calibre® product suite is designed to integrate with all major EDA design tools you use in your IC design flow.
Related resources
SLEC System Factsheet
SLEC System is a good fit for design teams verifying their RTL implementation by formally comparing it against functional SystemC/C++ models
Catapult High-Level Synthesis and Verification Fact Sheet
Industry leading C++/SystemC High-Level Synthesis with Low-Power estimation/optimization. Design checking, code and functional coverage verification plus formal make HLS more than mere “C to RTL.
DVCon 2025: A must for hardware design and verification engineers
I've attended every DVCon US conference since its inception, over 30 years ago. I've also given keynotes at DVCon India.…