video

DFT for tile-based designs

An illustration of a tile-based chip, where three blocks are repeated and abutted

Hierarchical designs that are tile-based or have abutted physical blocks are predominant in today’s chips. Having no logic present at the chip-level calls for new approaches to testing these tile-based architectures. How a design-for-test (DFT) architecture can support tile-based designs is the focus of this presentation from U2U 2022.

Mastering test for tiled designs

Tile-based IC design flows are predominant in today’s chips. A tiling style affects design-for-test (DFT) and calls for special attention to handling how scan channels are distributed across tiles. Tessent products can support tile-based designs from boundary scan, IJTAG and memory built-in self-repair (BISR) chain routing, bus-based packetized test delivery, and scan retargeting.

Share

Related resources

The SSN flexible architecture
Video

The SSN flexible architecture

Peter Orlando, Siemens EDA, explains what makes the Tessent Streaming Scan Network architecture so flexible.

SSN and deterministic on-chip compare
Video

SSN and deterministic on-chip compare

SSN ATPG responses, recommended test patterns and on-chip compare.

Future-ready with Streaming Scan Network
Technology Overview

Future-ready with Streaming Scan Network

SSN is not just an ideal SoC DFT solution today, but also creates a foundation for future DFT needs.