technology overview
Use of Boundary Scan Chain During ATPG
Estimated Watching Time: 4 minutes
Boundary scan chain used for 1149.1 or 1149.6 interconnect tests is typical. This video will show usage of boundary scan as compressed or uncompressed chain during ATPG so all the pins of the device under test (DUT) does not need to be contacted.
Related resources
Technical Paper
Thermo-mechanical stress on active chiplets in a 3D IC heterogeneous package assembly
Thermo-mechanical stresses in heterogeneous 3D IC packages can lead to chip warpage and circuit behavior. Evaluating and mitigating these issues early is crucial for quality and reliability of 3D IC designs.
White Paper
Comprehensive die-to-system thermal management solutions for advanced 3D IC packaging
In this white paper you will discover how Siemens addresses thermal management challenges in complex 2.5D and 3D IC packages.
Blog Post
Solving inter-domain leakage challenges: Enhancing IC design with Insight Analyzer
By Charlie Olson Design reliability remains a top priority for engineers in the world of semiconductor technology. One critical challenge…